

CLMPTO

09/988,943

11/19/2001

swb

1. A DC-offset correction circuit (11, Q1), comprising a DC-offset control loop (Q1, Q2) embodied by:

- a summing device (9-1, 9-2) having a signal path input (10-1, 10-2), a DC control input (11-1, 11-2), and a summing output (12-1, 12-2); and
- an offset determining means (15-1, 15-2) coupled between the summing output (12-1, 12-2) and the DC control input of the summing device (9-1, 9-2); characterised in that

the DC-offset correction circuit (11, Q1) further comprises a DC blocking circuit (17-1, 17-2) coupled to the summing output (12-1, 12-2) of the summing device (9-1, 9-2) and having a DC blocking output (18-1, 18-2) for providing an offset corrected output signal.

2. The DC-offset correction circuit (11, Q1) according to claim 1, characterised in that the DC blocking circuit comprises a high pass filter (17-1, 17-2).

3. (Amended) A receiver (1) comprising the DC-offset correction circuit (11, Q1) according to claim 1, characterised in that the receiver (1) comprises channel filter means (DFI, DFO) coupled between the summing device (9-1, 9-2) and the DC blocking circuit (17-1, 17-2).

4. The receiver (1) according to claim 3, characterised in that the channel filter means comprise analog or digital filters (DFI, DFO), in case of an analog or digital implementation respectively of said channel filter means.

5. (Amended) The receiver (1) according to claim 3, characterised in that the receiver is a quadrature receiver (11).

6. (Amended) The receiver (1) according to claim 3, characterized in that the receiver is a low-IF receiver, or a zero-IF receiver.

7. (Amended) The receiver (1) according to claim 3, characterized in that the receiver is a double conversion receiver (1).

8. (Amended) The receiver (1) according to claim 3, characterized in that the receiver (1) is provided with analog to digital (AD) converters (13-1, 13-2) and/or digital to analog (DA) converters (16-1, 16-2; 20).

9. (Amended) The receiver (1) according to claim 3, characterized in that the receiver (1) is provided with switchable means (2, 5, 7-1, 7-2).